This paper describes the use of parallelization techniques to reduce dynamic power consumption in hardware implementations of the Trivium stream cipher. Trivium is a synchronous stream cipher based on a combination of three non‐linear feedback shift registers. In 2008, it was chosen as a finalist for the hardware profile of the eSTREAM project.
![]() ![]() ![]() ![]() Comments are closed.
|
AuthorWrite something about yourself. No need to be fancy, just an overview. Archives
December 2022
Categories |